Abstruct-The paper presents a rail-to-rail class-AB operational amplifier in a standard Vth =0.6 V CMOS technology operating at 1.5 V. A hybrid nested Miller compensation technique yields 6 MHz unity gain frequency at 300 pA supply current, 120 dB gain and programmability. Operation down to 1.0 V at 15 //A is possible with 400 kHz UGF. The die area of the chip is 0.05 mm2 (70 mil').
I. INTRODUCTION RADITIONALLY, CMOS operational amplifiers apply
T cascoding techniques to ensure an acceptable gain with a minimal number of gain stages. The use of cascodes, however, fundamentally limits the lowest supply voltage at which the amplifier circuit is able to operate. Furthermore, the apparent trend towards lower threshold voltages of CMOS processes endangers the applicability of cascoded circuits in the near future. The two restrictions on the use of cascoded opamps are illustrated by Fig. 1 and Fig. 2 .
The most immediate drawback of the cascoded amplifier is its relatively high minimum supply voltage. Fig. 1 presents the simplified schematic of a conventional operational amplifier with a push-pull output stage Ill. It consists of the input stage M3" -A& and the output stage iz'!10/Af20 separated by cascode transistors M 2 , and hf2.2. The bold lines indicate the places where the stacked drain-source voltages of two cascode transistors are present on top of the gate-source voltage of an output transistor. The summed saturation voltages of the cascodes raise the lowest supply voltage one saturation voltage above the minimum obtainable. The minimum supply voltage of a CMOS operational amplifier is mainly determined by the gate-source voltage of the output transistors under the maximum output current condition. When driving high output currents, the supply voltage must suffice to build up the gatesource voltage of the output transistors plus the loss in the driving circuit. The two cascode devices account for a loss equal to their two summed saturation voltages. The minimum supply voltage Vn,iL, is therefore given by where V G S .~~~~ is the gate-source voltage of the output transistors when driving maximum output current. Considering that Manuscript received May 24. 1994; revised August 22, 1994 . The authors are with Delft University of Technology, Faculty of Electrical IEEE Log Number 9406268.
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Limitation on the minimum supply voltage of the conventional cas- Fig. I . coded opamp.
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Limitation on the minimum threshold voltage of the cascoded opamp. theoretically a single transistor can drive the output transistors, an optimal circuit requires a supply voltage of only The supply voltage that follows from ( 2 ) is the lowest minimum supply voltage for any CMOS amplifier. A circuit that operates at this limit will therefore be referred to as ultimate low voltage.
A second, more long term, drawback of the cascode circuit is that it is not suited for future I.C. processes with lower threshold voltages. The bold lines in Fig. 2 to the threshold voltage, however, while the saturation voltage remains fixed. Redimensioning the circuit for a lower threshold process therefore requires an increased IV/L ratio of the cascode transistors, enlarging the occupied die area. The continuously diminishing threshold voltages will eventually result in excessively large cascode components.
The observation that the cascode transistors must be widened to reduce their saturation voltage in processes with a lower threshold voltage becomes more alarming, when it is realized that there is a fundamental limit to the reduction of the \at-uration voltage. This lower limit is set by the subthreshold saturation voltage of a MOS device. The cascode transistors enter the subthreshold mode of operation when they have been widened to such extent that their current densities drop below the limit for normal operation. Under the subthreshold regime, a MOS transistor essentially operates as a bipolar component, with a fixed saturation voltage. The value is given by (3) which amounts to approximately 100 mV at room temperature. The minimum threshold voltage of the process in which the opamp can still be realized, will eventually be limited by this subthreshold saturation voltage.
The absolute minimum threshold voltage for the cascoded opamp can be found by considering that the two stacked saturation voltages of the cascodes not only have to fit into the nominal threshold voltage, but also, to guarantee an acceptable yield, in its minimum value. The maximum deviation of the threshold voltage is in practice given by the 3rr limit. It lies in the order of 150 mV and is not expected to improve appreciably in the future. Combining this value with the subthreshold saturation voltage, the minimum acceptable threshold voltage Vit,.In,l, can be found as where V~,,,,,, is the minimum saturation voltage of the cascode devices and is the 3a deviation of the threshold voltage from its typical value. Equation (4) boils down to approximately 350 mV at room temperature. Realized in a CMOS process with a threshold voltage lower than this value, the gain of the cascoded amplifier will rapidly decrease and the amplifier will become inoperative. This finding strongly suggests that the future applicability of cascoded opamps is uncertain. already may have to be large, no severe problems are faced when realizing the cascoded opamp at this moment. By the turn of the century, however, the gate-source voltage of the output transistors is likely to drop below the value where it becomes impossible to accommodate the two stacked drainsource voltages of the cascode transistors. At that moment an important class of opamp circuits will loose its significance.
The traditional alternative to cascodes to obtain a high gain is the use of a cascade topology. Cascading or chaining amplifier stages is an effective approach to obtain a high gain. Conventional cascaded CMOS amplifiers suffer from identical restrictions as their cascode counterparts. These limitations are strongly related to necessity for frequency compensation.
Methods to robustly frequency compensate operational amplifiers containing four stages are rare. An exception is the nested Miller compensation (NMC) structure [2] . This compensation strategy consists of Miller capacitors that are nestedly connected from the output terminal of the amplifier to the inputs of the subsequent internal amplifier stages. Fig. 4 shows a four stage nested Miller compensated amplifier with push-pull output stage. Capacitors C,l, Cm2, and Cm3 are the respective nested capacitors. Differential pairs implement the stages M 3 0 and to accomplish a correct sign for the feedback loops closed by the Miller capacitors.
The differential pairs in the NMC circuit lead to the presence of two stacked drain-source voltages inside the gate-source voltages of the output transistor and two drain-source voltages on top of these gate-source voltages. The bold lines in Fig. 4 reveal the voltage loops of the first limitation. This paper describes two ultimate low voltage amplifiers. Realized in a \,:I, = 0.6 V CMOS process and with a total supply current of 300 CIA, their minimum supply voltage is 1.5 V. Reducing the total supply current to 16 /LA, the minimum supply voltage becomes as low as 1.1 V. Furthermore, the opamps will remain functional in future processes with extremely low threshold voltages. The keys to these results are the techniques used for the frequency compensation. The first opamp employs a hybrid nested Miller compensation scheme, resulting in a unity gain frequency of 2 MHz. The second is compensated by a multipath hybrid nested Miller structure. Its unity gain frequency is 6 MHz. The bandwidth improvement relies on a multipath input stage that directly drives the output transistors, thus bypassing the intermediate stages. Since the multipath technique depends on transconductance and capacitor ratios only, the pole-zero doublet inherent to feedfonvard techniques can be matched as closely as 1'A; in a standard CMOS technology. Both opamps have a D.C. gain of 120 dB.
In Section I1 the principles of operation of hybrid nested Miller compensation and multipath hybrid nested Miller compensation are explained. Section 111 addresses two ultimate low voltage CMOS opamps. The experimental results are shown in Section IV, and finally Section V gives the conclusions.
PRINCIPLE OF OPERATION
Summarizing, the two demands on CMOS ultimate lowvoltage operational amplifier circuits prepared for future lower threshold voltages, are
Only one stacked drain-source voltage 1~'~s in between
Only one drain-source voltage VDS on top of the gate- internal loops is correct. This is the case for the loops with Cnzl and Gn12, since these are ordinary Miller capacitors, but also Cm3 is part of a negative feedback loop, because three inverting stages are present between its terminals.
For the purpose of analysis, the hybrid nested Miller structure is redrawn in Fig. 8 The expressions for the dimensioning of the hybrid nested Miller compensation structure can be derived from demanding a maximal flat (Buttenvorth) amplitude response of the opamp with unity gain feedback. Since unity gain is the worst case condition, this approach secures that the amplifier will be stable for any resistive feedback network. The frequency compensation is well designed when where CI is the load capacitance, and
where wt is the unity gain frequency of the opamp. The equality sign in (6) corresponds to the limiting case of a maximal flat recponse, while the inequality yields an even higher degree of stability.
Equation (6) indicates that the maximum unity gain frequency of the hybrid nested Miller compensation structure is determined by the transconductance of the output stage and the load capacitance C I . This is equivalent to the two-stage case with ordinary, single, Miller compen5ation. Since such an amplifier can have a unity gain frequency of d t = glnl0/(2c~). the bandwidth reduction of hybrid nested Miller compensation compared to single Miller compensation is a factor 2 . Although this reduction is clearly undesirable, it is better than what can be obtained from nested Miller compensation, which would reduce the bandwidth by another factor of 2. The key to this since it boosts the signal that is fed back from the output, through the outer Miller capacitor Cm3 to the gate of L"f2,,.
The representation of the hybrid nested Miller compensation structure of Fig. I O suggests an additional design consideration. For the dimensioning expressions (5) and (6) it is assumed that the voltage amplifier with Ill30 has an infinite bandwidth. This is clearly not the case, since a pole in the transfer will occur at a frequency determined by the input impedance of the integrator h130/Cm2 and the Miller capacitor CTn3. The location of the pole is given by gm30/Cm3. To eliminate the effect of this pole, it must lie well above the unity gain frequency of the feedback loop closed by Cnz3. That requirement leads to the final dimensioning equation
Sm30
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B. Multipath Hybrid Nested Miller Compensation
Although the bandwidth reduction of hybrid nested Miller compensation is small compared to other methods for frequency compensation, in some cases even this small reduction is not acceptable. In that situation the multipath technique is an attractive option [4] , resulting in multipath hybrid nested Miller compensation (MHNMC). Fig. 12 . The two curves together yield a 20 dB/dec roll-off with both a high unity gain frequency and a high gain. Since the bandwidth is determined by the twostage amplifier with single Miller compensation, it is close to the theoretical maximum that can be obtained with a given transconductance of the output stage and load capacitance.
The dimensioning equations for multipath hybrid nested Miller compensation are very similar to those obtained for the circuit without the multipath input stage. The first expression is This relation is not very critical. It basically states that, everything else remaining the same, the transconductance gm20 of the second stage should be chosen considerably smaller in case of MHNMC than for HNMC. This is a prime aspect of the multipath technique and is related to the fact that the positions of the poles do not change because of the multipath input stage. Hence, adding the parallel input stage without redimensioning the circuit will not lead to any bandwidth improvement. The value of 20 in the denominator of the right hand term is a practical compromise. A higher value, which improves the bandwidth slightly, would require an extremely low transconductance of the third stage M z 0 , however. This in turn would render its drain currents unmanageably small. The second design equation for multipath hybrid nested Miller compensation becomes which is indeed a factor of two higher than the corresponding expression (6) for hybrid nested Miller compensation.
Due to the easing of the bandwidth requirement of the fourstage amplifier part-it merely has to supply the gain-(7) for multipath hybrid nested Miller compensation relaxes into
The introduction of the factors 1/20 in (8) and 1/10 in (10) indicate that the bias currents of the multipath hybrid nested Miller compensated circuit can be considerably lower than those of the hybrid nested Miller amplifier. In practical situations this will about balance the extra current required for the multipath input stage. Therefore, the bandwidth amelioration of the multipath technique goes without a current penalty and the bandwidth-to-power ratio is improved. Also the die area of the chip does not increase when using multipath hybrid nested Miller compensation, since the higher bandwidth allows the compensation capacitors to be chosen smaller.
A fourth dimensioning expression that has no counterpart in hybrid nested Miller compensation, arises from the fact that the two sections that constitute the 20 dB/dec slope of Fig. 13 have to be closely matched. If the matching is not accurate, a pole-zero doublet occurs in the passband. Placing the pole exactly on the zero requires Since this relation depends on transconductance and capacitor ratios only, matching can be as close as about 1 % in a standard CMOS process and 0.1% for a bipolar technology.
111. THE ULTIMATE Low VOLTAGE OPAMPS Fig. 13 shows the simplified circuit of the ultimate low voltage opamp with a push-pull output stage for obtaining rail-to-rail operation. The P-channel input pair iL1110/hf120 followed by folded cascodes M I~~/ I M I~~ ensures a common mode input range that includes the negative rail. The current mirror M 1 6 0 / M 1 8 o performs differential-to-single conversion The drain currents of these measurement transistors are converted into voltages at the gates of Ms11/Ms10 and 11fs2,/Ms2o, two inputs of the class-AB control amplifier. The voltage that represents the lowest of the two output transistor currents is compared to the reference voltage available at the third input of the control amplifier, the gates of transistors 12!5ol/M50o. The selection of the input voltage that corresponds to the smallest transistor current is performed by the decision pair consisting of transistors hf510 and M s 2 0 . The transistor that senses the highest voltage at its gate enters the active current conducting mode. It therefore acts as a source follower, transferring its gate-voltage to the common source node of the class-AB amplifier. The other device, with the lowest gate voltage, is shut off and does not contribute to the signals in the class-AB loop. Depending on the difference between the actual lowest transistor current and the aimed at limiting value, a correction signal is fed to the input of the third gain stage (hf.~0o/il/lr1,,). To guarantee stability of the class-AB control loop an identical signal is fed directly to the output transistors, bypassing the third stage. This is analogous to the use of a multipath input stage for the overall frequency compensation of the circuit. The low gain-high frequency parallel path passes through the current mirrors Mso2/hfso3 and M s I~/ M~I~. Fig. 15 shows the total schematic of the ultimate low voltage opamp with multipath hybrid nested Miller compensation. Apart from the multipath input stage, comprising transistor MI,,, and the subsequent transistors in its signal path, the circuit is identical to that of the hybrid nested Miller compensated amplifier. Some of the biasing components have been redimensioned, however, to comply with the design equations @ -( 1 1).
I v . REALIZATIONS AND MEASUREMENT RESULTS
The CMOS operational amplifier with hybrid nested Miller compensation and the circuit with the multipath technique to double the bandwidth have been realized in a standard Vth = 0.6 V process with a minimum feature size of 0.8 pm. The photomicrographs of the chips are shown in Fig. 16 .
The micrographs demonstrate that, despite the fact that for practical purposes the capacitors of both circuits were chosen to be the same values, there is hardly any die area penalty for the addition of a multipath input stage. The area of both chips is 0.05 mm2 (70 mil'). Further, although the class-AB control appears to be rather complex in the circuit diagram, the occupied die area of this circuit part is negligible. This is due to the small sizes of the devices in the class-AB circuit. Step response ofthe ultimate low-voltage opamp with multipath hybrid nested Miller compensation of Fig. 13 at a total supply current of 300 pA. The unity gain frequency is 2 MHz.
The Bode plot of Fig. 17 demonstrates the effect of a second input stage on the unity gain frequency by showing the open loop gain of the circuit with multipath hybrid nested Miller compensation. The unity gain frequency now rises to 6 MHz, slightly more than expected. In both cases the load of the opamp consisted of a 10 kR resistor parallel to a capacitor of 10 pF. Finally, the responses of the two amplifiers to a 100 mV step input are shown in Figs. 19 and 20 . The higher bandwidth of the multipath hybrid nested Miller compensated amplifier is reflected in the more narrow peak in the step response. No slow settling components are detectable in the plot, indicating that the matching of the pole-zero doublet is better than 1%. The settling times to 1% are 320 and 140 ns, respectively.
The experimental results of the CMOS opamps are gathered in two tables. To illustrate the robustness of the hybrid nested Miller compensation structure, the measurements were performed at two quiescent supply currents: approximately 300 /LA (Table I ) and approximately 15 pA ( Table 11 ). The programming of the quiescent current was accomplished by varying the bias current source feeding M3. In the 16 pA case the unity gain bandwidth reduces to 400 kHz for the MHNMC amplifier, but also the minimum allowable supply voltage lowers to 1.1 V, bringing the total power consumption down to 17 pW.
V. CONCLUSION
The design of ultimate low voltage CMOS opamps topologies, requires frequency compensation methods that are suited for a cascade of inverting gain stages. Hybrid Nested Miller compensation and multipath hybrid nested Miller compensation meet that demand, whereas traditional methods fails. Employing these new techniques, a four stage CMOS opamp with a gain of 120 dB and a unity gain frequency of 6 MHz is demonstrated. The operational amplifier operates at a supply voltage of 1.5 V and consumes 300 pA of supply current. The supply current can be programmed down to 16 pA, reducing the minimum supply voltage even further to 1.1 v.
Furthermore, the opamp topology is suited for use in future manufacturing processes with substantially lower threshold voltages.
